Verilator open-source SystemVerilog simulator and lint system
7 daysStars4.1k24h gain+6Score2.9
Find trending repositories by name or description.
Verilator open-source SystemVerilog simulator and lint system
Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)