SystemVerilog

Verilator open-source SystemVerilog simulator and lint system

A Linux-capable RISC-V multicore for and by the world

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

A bare metal physical implementation of WebAssembly. That's right, a WebAssembly CPU.