SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
chipsalliance/Surelog has 477 GitHub stars. It gained 0 stars over 1 recorded day in the last 7 days and 0 over 4 recorded days in the last 30 days (snapshots through Nov 6, 2026).
It currently ranks #19786 daily, #20568 weekly, #9234 monthly by momentum on Trending Repos; its best-ever rank is #1440.
Trending Repos first recorded it on May 22, 2026.
| Date | Stars gained | Total stars | Forks gained |
|---|---|---|---|
| 0 | 476 | 0 | |
| 0 | 476 | 0 | |
| 0 | 476 | 0 | |
| 0 | 475 | 0 |